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On-the-ﬂy estimation of IC macromodels
I.S. Stievano, I.A. Maio and F.G. Canavero
The development of integrated circuits output buffer macromodels for
assessment of signal integrity and electromagnetic compatibility
effects in high-speed digital circuits is addressed. The approach is
based on the estimation of suitable parametric relations from simulated
or measured responses recorded during regular operation of devices,
thus not requiring a speciﬁc modelling setup and test ﬁxtures.
Introduction: Nowadays, the design of high-speed digital systems
along with the time-to-market constraints require assessment of signal
integrity and electromagnetic compatibility effects in the early stages
of the design process. Such an assessment, achieved by the simulation
of signals propagating on critical interconnect structures, relies on the
availability of accurate and efﬁcient macromodels of the ports of
digital integrated circuits that act as the nonlinear terminations of
interconnects. As an example, a macromodel for the output buffer in
Fig. 1 is represented by a suitable nonlinear dynamic relation between
voltage v and current i of the device port.
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Fig. 1 Typical interconnect structure with main IC blocks and relevant
electrical variables
Different approaches are in use to obtain IC port macromodels. The
most common approach is based on simpliﬁed equivalent circuits
derived from a conventional internal structure of the modelled devices.
This approach leads to the I=O Buffer Information Speciﬁcation [1],
that is widely supported by EDA tools. More recent approaches are
based on the use of parametric relations to approximate the device port
equations, and on the identiﬁcation of their parameters from device
responses [2]. These approaches offer enhanced modelling capabilities,
that facilitate and improve the modelling of recent devices, such as pre-
emphasis drivers.
For both approaches, however, the generation of macromodels
requires the availability of transistor-level models of the device, or
the capability to control the device operation, i.e. the use of dedicated
test ﬁxtures to stimulate and measure speciﬁc device behaviours. As an
example, the estimation of parametric models for the output buffer in
Fig. 1 exploits port responses recorded while the buffer is forced (e.g.
through the internal logic signal vi) in a ﬁxed logic state or is forced to
perform complete state switchings on suitable test loads [2]. In real
devices with complex logic cores, output buffer states can be hardly
controlled and model generation from measured data becomes unprac-
tical.
We propose a new technique for the generation of macromodels from
actual measurements, avoiding the need of dedicated test ﬁxtures and
device control. Macromodels are obtained from device port transient
responses measured on devices mounted directly on the board and
operating in normal conditions as in the simpliﬁed scheme of Fig. 1.
Model structure, estimation and validation: Parametric macromodels
of the output buffers of digital ICs exploit the following two-piece
parametric relation
iðtÞ¼wHðtÞiHðv;d=dtÞþwLðtÞiLðv;d=dtÞð 1Þ
where wH and wL are switching signals accounting for the device state
transitions and playing the same role of the internal voltage vi in Fig. 1,
and iH and iL are nonlinear parametric relations accounting for the
device behaviour in ﬁxed logic high and low states, respectively [3].
More details on the model representation (1) and on the use of
parametric relations for the modelling of IC ports can be found in [2]
and references therein.
The estimation of model (1) amounts to computing the parameters of
submodels iH and iL and the weighting signals wH and wL from suitable
port voltage v(t) and current i(t) responses. Model parameters are
computed by minimising error functions (e.g. the mean square error)
between the model responses and the measured port responses, that are
used as references to be ﬁtted [3, 4].
The problem addressed in this Letter is how to obtain device
responses useful for model parameter estimation while the device is
mounted on an application board and operates in normal mode. The
estimation of submodels iH and iL, and of the weighting functions wH
and wL, require transient responses containing information on the port
behaviour in high and low logic states, and on state switching,
respectively. The information on state switching can be extracted
from switching responses of the device mounted on the board. On
the other hand, the estimation waveform for iH and iL must be obtained
by perturbing the port variables while the device is in ﬁxed logic state.
This can be achieved by shunting the device output port with a
perturbing element during normal operation and by using those
segments of the responses occurring while the device is in high or
low state. The simplest perturbing element that causes transient
responses exploring a wide range of the output voltage and current
variables is a mismatched stub. Alternatively, different (possibly active)
perturbing elements can be devised.
For simplicity, the example of this Letter is based on the output port
of a commercial Texas Instruments transceiver, the HSPICE transistor-
level description of which is available from the vendor ofﬁcial website.
The example device is an 8-bit bus transceiver with four independent
buffers (model name SN74ALVCH16973, power supply voltage
VDD¼1.8 V), operating at 167 Mbit=s (i.e. the bit time is 6 ns). The
HSPICE simulations of the transistor-level model of this example driver
(set to produce a 2048 long pseudorandom bit stream) are assumed
as the reference curves hereafter.
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Fig. 2 Output port voltage v(t) and current i(t) responses computed for
example driver of Fig. 1 with mismatching stub placed between terminals
(a) and (b)
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Shown waveforms represent an excerpt of 2048-long pseudorandom bit stream
generated by IC of Fig. 1.Thick segments of v(t) and i(t) signals are the
waveforms used for estimation of submodels iH and iL in (1) (see text for details)
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Fig. 3 Static characteristics of example driver in ﬁxed high state and low
state superimposed to samples {v(t), i(t)} of port transient responses in
Fig. 2 (stars)
Fig. 2 shows the port responses obtained with a perturbing stub
connected in parallel to terminals (a) and (b)i nFig. 1. For this simulation,
the stub is modelled as an ideal transmission line (characteristic
impedance Z0¼50 O,t i m ed e l a yTd¼2 ns) loaded by a 10 pF capacitor.
The voltage and current time sequences of Fig. 2 are represented as
trajectories in the (v, i) plane in Fig. 3. This cloud of points (equispaced in
time by 20 ps) are superimposed to the device static characteristics
computed when the device is in the high (low) logic state. Fig. 3
highlights that the transient responses obtained with the stub can densely
explore the portion of voltage and current plane around the device static
ELECTRONICS LETTERS 6th July 2006 Vol. 42 No. 14output characteristics. Hence they are good candidates for the identiﬁca-
tion of model parameters. This example suggests the following two-step
procedure for the estimation of model (1).
(i) Estimation of submodels: As in [2], the parametric models used
for iH and iL in (1) are discrete-time parametric representations based
on sigmoidal expansions [3], the parameters of which can be
estimated by standard algorithms as in [4]. The estimation waveforms
for submodel iH (iL) must be voltage and current transient responses
of the device in high (low) logic state. For the example device, the
estimation waveforms of iH can be obtained from the solid thick parts
of the signals v(t)a n di(t)o fFig. 2. These signals are obtained by
considering the slice of the port responses recorded while the device
is in the high state for some consecutive bit intervals. Similarly, the
estimation waveforms of submodel iL can be obtained from the dashed
thick parts of Fig. 2.
−2 0
a b
2 4 6
−1
0
1
2
x 1, V
 
x
 
2
,
 
V
145 150 155 160 165
0
0.5
1.0
1.5
t, ns  
 
n
,
 
V
 
 
Fig. 4 Static characteristics of submodels iH and iL in (1) (solid thick
curves) superimposed to actual characteristics of example driver in ﬁxed
h i g h s ta t e ( s o li d l in e ) an d l ow s t a t e ( d as h e d l i ne ) ( Fi g. 4 a); port voltage
v(t) response computed for example driver connected to a validation load
(ideal transmission line with characteristic impedance Z0¼50 O, time
delay Td¼1 ns terminated by shunt 100 O resistor and 5 pF capacitor)
( Fi g. 4 b)
The modelling process is facilitated if the following variable trans-
formation is adopted:
x1
x2

¼
1  50
15 0

v
i

ð2Þ
where the new input and output variables (x1, x2) have the effect of
simplifying submodels iH and iL, thereby facilitating estimation of their
parameters. The above transformation also implies that the submodels
are always deﬁned for every value of the new input variable occurring
in regular operation.
(ii) Computation of weighting signals: The weighting signals wH and
wL are computed after estimation of submodels iH and iL from port
responses occurring during state switchings. In our problem, we use
the simplifying assumption wL¼(1 wH)a n dc o m p u t ewH as a
solution of (1) when v and i are the waveforms of a single state
transition event. These waveforms are extracted from the edges of
v(t)a n di(t) measured during ordinary data transmission without the
perturbing stub connected. In this procedure, use of switching
waveforms for two different device loads, in order to compute
both wH and wL, turned out to be scarcely effective. This is due to
errors from both measurements and submodel estimation, as well as
to inter-symbolic interference noise affecting the edges of pulses
transmitted in ordinary operation, that penalise the two switching
waveforms approach.
Once all model parameters are computed, the model equations are
converted into a macromodel to be plugged in a standard simulation
environment, e.g. SPICE or any hardware description language allow-
ing for analogue parts. Implementation details are described in [2].
The proposed modelling procedure has been applied to the example
device, obtaining a model with iH and iL composed of two and three
sigmoidal functions, respectively, and with a dynamic order equal to 3
[2]. The ability of the proposed procedure to extract the static
behaviour of the modelled device is demostrated by Fig. 4a, compar-
ing the static characteristics of the original device and of its model.
The accuracy of the dynamic response of the model can be appreciated
in Fig. 4b, that compares the output voltage waveform v(t) of the
original device and of the model when they drive a load different from
the one used for the estimation process. In conclusion, the proposed
modelling approach enables generation of accurate parametric models
from measurement carried out on devices operating in their application
environments.
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